Analysis and Design of Analog Integrated Circuits

PAUL R. GRAY ROBERT G. MEYER



John Wiley & Sons, Inc. New York : Chichester : Brisbans : Toronto : Singapore

2005年 9月12日 12時48分

To Lie and Judy

Deborah Herbert Elizabeth Austin Podro A. Nos Andrea Price Steren Elliot Jaime Peres Susan Elbe Illustration Aquisitions Editor Marketing Manager Designer Manufacturing Manager Copy Editing Supervisor Production Supervisor

This book was set in Times by Doyle Graphics, Lid. and printed and bound by Hamilton Printing. The cover was printed by Lehigh, Recognizing the importance of preserving what has been written, it is a policy of John Wiloy & Sons, Inc. to have books of enduring value published in the United States printed on acid-free paper, and we exert our best efforts to that end.

Copyright @ 1977, 1984, 1993 by John Wiley & Sons, Inc.

All rights reserved. Published simultaneously in Canada. owner is unlawful. Requests for premission or further information should be addressed to the Permissions Department, John Wiley & Som. this work beyond that permitted by Sections 107 and 108 of the 1976 United States Copyright Act without the permission of the copyright Reproduction or translation of any part of

Gray, Paul R., 1942-

Library of Congress Cataloging in Publication Deta:

Analysis and design of analog integrated circuits/Paul R. Gray, Robert G. Moyer. .-- 3rd ed. Includes bibliographical references and index.
ISBN 0-471-57493-3 (acid-free paper)
1. Linear integrated circuits—Design and construction—Date

processing. 2. Metal oxide semiconductors—Design and construction—Data processing. 3. Bipolar transisters—Design and construction—Data processing. 4. Computer-sided design. 1. Meyer, Robert G. -Data processing 4, C 1942- II. Trile. TK7874.G688 1993

621.3815-420

92-1864B CIP

Printed in the United States of America

109876

Printed and bound by the Remillon Printing Company.

٩. 6189 ON 6

SOEI PATENT & LAW

2005年 9月12日 12時48分

Chapter 3 Single-Transistor and Two-Transistor Amplifices 3

worst case W/L mismatch is 2 percent, the device thresholds are identic. X, = 0, and the load resistors are identical,

Chapter 1

3.22 For the circuit of Fig. 3.68, determine the input offset voltage if the JFR For the circuit of Fig. 3.574, determine the input offset voltage if the transisto base widths mismatch by 10 percent but otherwise the circuit is balanced. channel widths mismatch by 10 percent but otherwise the circult is balanced Assume that $I_{cor} = ImA$, $V_c = -2V$. The bias current is much lower tha 3

lars and so the dominant offset contribution is AV.

REFERENCES

- 1. R. J. Widlar. "Some Circuit Design Techniques for Linear Integrated Circuits," IEB
- Transactions on Circuit Theory, Vol. CT-12, pp. 586-590, December 1965.

 2. H. R. Camenziad and A. B. Grebene, "An Outline of Design Techniques for Linear Integrated Circuits," JEBB Journal of Solid State Circuits, Vol. SC-4, pp. 110-122, Jur
- 3. 3. Ollen. Fatrehild Semicanductor Linear Integrated Chrestis Applications Randbo
- 4. C. L. Searle, A. R. Bootbroyd, E. J. Angelo, P. E. Grey, and D. O. Poderson, Elementer Fairchild Semiconductor, 1967.
- S. R. D. Thornton, C. L. Searla, D. O. Pederson, R. B. Adler, and B. J. Angelo. Multitaly Circuit Properties of Translators. Wiley, New York, 1964, Chapter 7.
- Partition Chrodia, Wiley, New York, 1964, Chapter 6.
 R. Castello and L. Tomadni, "1.3-V High-Performance S.C. Filters in DiCMOS Technology," IEEE Journal of Solid-State Circulu, Vol. 26, pp. 930-936, Jaly 1991.
 7. R. D. Middlabrook. Differential Amplifers. Wilcy, New York, 1963.

 - 9. J. Wallmark and H. Johnson (Edg.), Field Effect Noncisions: Physics, Bechnology, on 8. L. J. Glacoletto. Differental Amplifica. Wiley, New York, 1970.
- 10. G. Erdi. "A Low-Drift, Low-Noise Monolithic Operational Amplifier for Low Leve Ipplications, Prendo-Hall, Inc., Englewood Ciffs, N.J. 1966, Chapter 3.
- Signal Processing," Fairchild Sonkonshutor Applications Brig, No. 136, July 1963.

 11. H. C. Lin. "Comparison of Input Office Voltage of Differential Angalites Uning Bipoles
 Translator and Field-Effect Translators," IEEE Journal of Solid-State Circuits, Vol. SC. S pp. 126-129, June 1970.
- M. Pelgrom, A. Duitonaijor, and A. Welben. "Matching Properties of MOS Transle-trit," IFBE Journal of Solid-State Circuits, Vol. 24, pp. 1433-1440, October 1989.

Iransistor Current Active Loads Sources and

Introduction

the high incremental resistance of the current source results in high voltage gain at Current sources made by using active devices have come to be widely used in analog integrated circuits both as biasing elements and as load devices for amplifier stages. The use of current sources in biasing can result in superior insensitivity of required to provide bias current of a certain value, particularly when the value of blas current required is small. When used as a load cloment in transistor amplifiers, sources are frequently more economical than resistors in terms of the die area circuit performance to power-supply variations and to temperature. Curtent low power-supply voltages.

dreuits that are commonly used in both bipolar and MOS technology. In the first section of this chapter, the output current and output resistance of each type are the chapter deals with the design of bias circuits for integrated circuits, with the objective of obtaining insensitivity of bias currents to temporature and power-supply voltage variations. Finally, the use of the transistor current source as a load The first section of this chapter analyzes the basic types of current-source considered and the effects of device mismatches are analyzed. The second section of element in amplifier stages is considered

BEST AVAILABLE COPY

10 ٩.

270 Chapter 4 Transistor Current Sources and Active Loads

4.2 Current Sources

4.2.1 Shriple Current Source

The simplest form of current source consists of a resistor and two transistore. It shown in Fig. 4.1 using bipolar transistors. Transistor Q₁ is diode connected forcing the collector-base voltage to zero. In this mode, no injection takes placed forcing the collector-base junction since it is at zero bias, and the renasistor behaves as if two in the forward-active region. We will neglect junction leakage current assume in the forward-active region. We will neglect junction leakage current such assume that the output resistance of Q₂ is infinite Since Q₁ and Q₂ have the same base-emitter voltage, their collector currents of equal:

Summing currents at the collector of Q1 yields

$$I_{nl} = I_{Cl} = 2\frac{I_{Cl}}{\beta_p} = 0$$

and thus

$$I_{C_1} = \frac{l_{N_1}}{1 + \frac{2}{\beta_P}} = I_{C_2}$$

If eta_F is large, the collector current of Q_2 is nearly equal to the reforence ou

Thus for identical devices Q, and Q,, the output and reference currently equal. Actually, the devices need not be identical; the emitter areas of Q, and Q




Figure 4.1 A simple two-transistor current south


can be made different, which will cause the I_g values for the two transistors to be different. The two collector currents I_{c_1} and I_{c_2} will then have a constant ratio rather than being equal, as shown by (4.1). This ratio can be cither less than or greater than unity, and thus any desired output current I_{c_2} can be derived from a fixed reference current. However, area ratios greater than about five to one consume a large die area bocause of the area of the two devices. Thus for the generation of large current ratios, other of the large of the two devices. Thus are usually preferable, Since the input current is reflected in the output, this circuit is often called a "current mirror."

One of the most important especis of current-source performance is the restation of the current-source current with changes in voltage at the output terminal. This is characterized by the small-signal output resistance of the current source. For example, the common-mote rejection ratio of the difference of the experience of sources of source. For example, the common-mote stages and the side of the difference of the examples are sasumed, in writing (4.1), that the collector current to fine retansistors are increases alonly with increasing collector-current increases alonly with increasing collector-cruitter voltage, as illustrated in Fig. 42. As discussed in Chapter 1, this base-width modulation affect can be represented for large-signal conditions by the expression

$$=I_{s}\left(\exp\frac{V_{HS}}{V_{r}^{s}}\right)\left(1+\frac{V_{GB}}{V_{s}^{s}}\right)$$

where V_A is the Barly voltage. A typical value of the Barly voltage for spin transistors is 130 V. Thus, for example, if the collector-emitter voltage of Q_1 is held at $V_{\rm Examp}$ and if the collector voltage of Q_2 is at 30 V, then the ratio of I_{C2} to I_{C1} would be

$$\frac{I_{G2}}{I_{G1}} = \frac{1 + \frac{V_{G27}}{V_A}}{1 + \frac{V_{G27}}{V_A}} = \frac{1 + \frac{30}{130}}{1 + \frac{0.6}{130}} \approx 1.25 \tag{4.4}$$



Digne 4.2 Collector characteristics for an $n\mu$ transistor for the hypothetical case of $c_s = \infty$, and the actual case for which r_s is finite.

SEST AVAILABLE COPY